GaN metal-oxide-semiconductor field-effect transistor inversion channel mobility modeling by Pérez-Tomás, A. et al.
GaN metal-oxide-semiconductor field-effect transistor inversion channel
mobility modeling
A. Pérez-Tomás,a M. Placidi, X. Perpiñà, A. Constant, P. Godignon, X. Jordà,
P. Brosselard, and J. Millán
IMB-CNM-CSIC, Campus UAB, 08193 Bellaterra, Barcelona, Spain
Received 13 February 2009; accepted 1 May 2009; published online 8 June 2009
Lateral n-channel enhancement-mode GaN metal-oxide-semiconductor MOS field-effect
transistors and lateral capacitors have been fabricated on a p-type epi-GaN substrate semiconductor
and electrically characterized at different temperatures. A clear positive behavior of the inversion
channel mobility with temperature has been obtained. A physics-based model on the inversion
charge and charge trapped in interface states characteristics has been used to investigate the
temperature dependence of the inversion MOS channel mobility. The field-effect mobility increase
with temperature is due to an increase in the inversion charge and a reduction in the trapped charge
for a given voltage gate. Then, for larger gate bias and/or higher temperatures, surface roughness
effects become relevant. The good fitting of the model with the experimental data leads us to
consider that the high density of charged acceptor interface traps together with a large interface
roughness modulates the channel mobility due to scattering of free carriers in the inversion layer. A
closed form expression for the experimental inversion MOS channel mobility is proposed.
© 2009 American Institute of Physics. DOI: 10.1063/1.3140614
I. INTRODUCTION
Nowadays, the most widely used power switching de-
vices are the silicon Si power enhancement-mode metal-
oxide-semiconductor field-effect transistor MOSFET and
the MOS controlled insulated gate bipolar transistor due to
their well-known advantages. However due to the limitations
of these Si devices for high temperature, high frequency, and
high power applications, wide bandgap semiconductors such
as gallium nitride GaN Ref. 1 and silicon carbide SiC
Ref. 2 have attracted much interest as potential candidates
to extend the microelectronic revolution. The use of GaN
devices for high switching speed and high power applica-
tions can provide many benefits for the end-user including
low switching losses, increased efficiency, and improved
temperature performance.3 For these applications,
enhancement-mode GaN MOSFETs have the key advantages
of normally off operation and low leakage current.4 How-
ever, inversion MOS based GaN MOSFET currently exhibits
modest inversion channel mobility. As in the case of SiC,5
the key issue relating to the performance of inversion MOS
devices is the quality and reliability of the gate dielectric,
closely related to a large insulator/semiconductor interface
state density. In this sense, a very promising structure for an
improved GaN power switch could be the hybrid MOS–high
electron mobility transistors HEMTs.6 This hybrid MOS-
HEMT concept is based in the incorporation of an AlGaN/
GaN heterostructure7 into the reduced surface field region of
lateral enhancement-mode GaN MOSFETs. A hybrid MOS-
HEMT has the advantage of both, the MOS gate control and
the high mobility Two Dimensional Electron Gas 2DEG
Refs. 8 and 9 in the AlGaN/GaN drift region.
Power converter designers planning to use those GaN-
based switching devices require accurate device models, par-
ticularly the temperature dependence of device behavior and
power dissipation. Nevertheless, enhancement-mode GaN
MOSFET device reports are scarce in the literature.10–12 This
is due to specific GaN MOSFET difficulties including the
starting material quality, the surface preparation, and the lack
of native oxide. Various gate dielectric materials have been
used, such as SiO2,12 MgO,13 and Ga2O3Gd2O3.14 Further-
more, there is a relevant lack of understanding of the physics
of such devices and, in particular, studies concerning device
operation at elevated temperatures. In this paper, we try to
bring a more physical insight into the inversion MOS chan-
nel mobility behavior of enhancement-mode GaN MOSFET
by means of physics-based modeling. First, we report the
fabrication of an enhancement-mode lateral GaN MOSFET
with deposited SiO2. Then, the effect of temperature on the
field-effect mobility of the fabricated device is investigated.
Next, in order to explain the obtained results, we have used
an inversion mobility physics-based model that includes pa-
rameters for the Coulomb scattering at charged interface
traps and free carrier screening along with surface roughness
analysis. The results obtained from this model are compared
with the experimental data.
II. EXPERIMENTAL DETAILS
Enhancement-mode GaN MOSFETs and capacitors have
been fabricated on a p-type 0001 2H-GaN epilayer grown
on a c-plane sapphire substrate, supplied by TDI Inc. The
p-epilayer was 6 m thick Mg doped Na=1.9
1017 cm−3. A high resistivity Zn compensated buffer layer
was grown between the sapphire substrate and the p-layer.
After solvent clean steps, a Si+ implantation at 160 keV with
a dose of 3.01015 cm−2 was performed to define source
and drain regions. The activation annealing process of theaElectronic mail: amador.perez@cnm.es.
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Si-implanted GaN was carried out with a 60 nm thick SiO2
cap protection layer deposited by plasma-enhanced chemical
vapor deposition PECVD. The postimplantation annealing
consisted of a two-step method: first at 1000 °C for 1 min
and then at 1150 °C for 10 s. After removing the protection
cap layer using SiO etch, a chemical Radio Corporation of
America Clean RCA Clean based cleaning process was per-
formed. A 100 nm thick tox SiO2 layer was then deposited
by PECVD as a gate oxide and annealed at 750 °C for 9 min
in Ar ambient. Titanium and aluminum were then deposited
by sputtering and patterned by lift-off. The source and drain
contacts were annealed at 700 °C for 90 s in Ar ambient.
The contact resistance of the source and drain electrodes was
determined15 to be lower than 10−5  cm2. MOSFET char-
acterization was performed with a set of Keithley units. Lat-
eral p-type MOS capacitors were also fabricated to deter-
mine the density of interface traps within the bandgap close
the valence band. The area of the gate electrode was 4.5
10−3 cm2. Capacitance-voltage measurements were per-
formed in dark using a Keithley K82 system.
III. EXPERIMENTAL RESULTS
Figure 1a shows the drain current-voltage characteris-
tics of the lateral GaN MOSFET with a channel length L of
2 m and a channel width W of 150 m at room tempera-
ture for different gate voltages. The output current is around
1 mA for a gate voltage of 22 V. The drain current ID as a
function of gate voltage VG was also measured at constant
drain voltage VD of 0.5 V. From these characteristics, the
threshold voltage Vth was estimated by extrapolating the lin-
ear region down the voltage axis to be about 2.5 V. The
direct drain-source characteristics were measured in the tem-
perature range of 25–200 °C. Figure 1b shows the drain
characteristics at different temperatures for a gate voltage of
14 V. The current increased significantly with temperature, in
contrast to other reported results10,11 where high stability op-
eration up to 200 °C was observed. The field-effect mobili-
ties of the fabricated MOSFETs have been evaluated from
the derivation of the transconductance curve using
FE =
L
WCoxVD
 ID
VG

= inv1 + Qinv
inv
dinv
dQinv1 + dQtrapdQinv 
−1
, 1
where Cox is the insulator capacitance per unit area. For
MOSFETs with a large density charge trapped at interface
states Qtrap, the values of field-effect mobility FE will not
correspond to the true inversion mobility inv due to the
presence of additional interface charge. Quantitatively, this
correction introduces small difference in the computation of
FE from inv,
16
where Qtrap and Qinv are the trapped and the
inversion charge per unit area, respectively. Figure 2 shows
the field-effect mobility evolution with temperature. As it can
be seen from Fig. 2a, the field-effect mobility increases
with VG up to a certain gate bias, which depends on the
temperature. The mobility increases more than three times
Fig. 2b for operation at 200 °C compared to room tem-
perature for an effective insulator field of 0.5 MV/cm. The
insulator field is defined by Eox=VG / tox, where tox is the
oxide thickness. Since the bulk mobility decreases when
temperature increases see next section, other mechanisms
have to be responsible of this behavior.
IV. DESCRIPTION OF THE MODEL
A. Inversion channel mobility model
The bulk carrier mobility B for any semiconductor is
a function of the temperature and doping concentration. The
bulk mobility can be described by the well-known empirical
derived formulation of Caughey–Thomas
BNA,T = 0 +
maxT − 0
1 + NA/Cr1
, 2
with maxT = max T300
−
, 3
where NA is the acceptor impurity concentration in the case
of a p-type semiconductor and 0, max, Cr, 1, and  are
FIG. 1. Drain current vs drain voltage, a varying gate voltage, b varying
temperature.
FIG. 2. a Temperature influence of the experimental field-effect mobility
vs gate voltage. b Field-effect mobility vs temperature for different insu-
lator electric fields.
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fitting parameters.17 The mobility of carriers in the inversion
channel of a MOSFET device is always a part of the carrier
mobility in the semiconductor bulk. This is due to a collec-
tion of surface effects in the semiconductor/insulator inter-
face. Lombardi et al.18 proposed a physics-based model
where carrier mobility is described by the sum of several
mobility contributions following the Matthiessen’s rule:
inv =  1
B
+
1
AC
+
1
SR
+
1
C
−1. 4
The widely accepted model consisting of the first three terms
in Eq. 4 provides a good description of channel mobility
for silicon MOSFETs. There, AC is the carrier mobility lim-
ited by the acoustic phonons scattering, and SR is the carrier
mobility limited by surface roughness scattering.
1. Surface acoustic phonons
The surface acoustic phonons mobility coming from the
quantized mode of vibration occurring in the crystal lattice is
given by18
ACE,T =
B
E
+
CNA
2
TE
1/3 , 5
where B and C are two fitting parameters that allow adjusting
the degree of mobility reduction due to the electric field nor-
mal to the current flow and temperature, respectively. The
dependency of AC on the impurity concentration is given by
2.
2. Surface roughness
Matsumoto and Uemura19 reported a very simple and
popular approximation for the surface roughness mobility,
SRE =

E
2 , 6
where E is the perpendicular electric field and  is a fitting
parameter. Based on detailed numerical calculations of the
surface-roughness-limited mobility, it has been
demonstrated20 that the exponential of the perpendicular
electric field 3 and  are not independent of the surface
quality and temperature. A more general formulation of the
surface roughness linking the mobility value with the inter-
face quality is given by
SRE,T =
A	−2
E/Eo3
1 − TTo , 7
where  is the root mean square rms surface roughness of
the asperities and 	 is the correlation length. A, T0, and E0
are fitting parameters depending on the doping and the semi-
conductor material.
3. Interface traps Coulomb scattering
The classical Lombardi model inv
−1
=B
−1+SR
−1 +AC
−1  is
successfully used for modeling the channel properties of
MOSFETs with a properly passivated insulator/
semiconductor interface. There, the oxide and interfacial
traps are negligible. These traps, when charged, are respon-
sible for the disturbing Coulomb scattering of free carriers in
the inversion layer. In a prior work,21 we proposed a mobility
model for describing the mobility degradation observed in
MOSFET devices including Coulomb scattering effects at
interface traps. This model assumes a fixed charge distribu-
tion of ionized traps on the interface treating the random
spatial fluctuations of charge density as a quantum mechan-
ics perturbation. The free carrier screening effect introduces
the dependence on the inversion charge. An additional term
is then included to account for the Coulomb scattering at
interface traps C,
CE,T = NT4
QinvE,T

QtrapE,T
, 8
where N is proportionality constant, 4 a temperature coef-
ficient, and 
 an empirical coefficient. In order to compute
the field-effect mobility model Eq. 4 it is necessary to
determine E along with the trapped and inversion charges
for each gate voltage at a given temperature, and this will be
described in the next sections.
B. GaN/SiO2 MOS interface properties Qtrap
Figure 3 shows the high frequency C-V curve for a MOS
capacitor with deposited SiO2 on p-type GaN. The signifi-
cant flatband shift suggests that fixed positive oxide charges
are present in the deposited SiO2 bulk or at the GaN /SiO2
interface. From the C-V and conductance characteristics, it is
possible to determine the interface state density Dit. In this
case, Dit has been extracted by means of Terman method.22
This method is based on the quantification of the interface-
trap-induced distortion on the experimental C-V when com-
pared to a theoretical C-V curve displayed in Fig. 4 for
NA=1.91017 cm−3. Solid points in Fig. 4 are the experi-
mentally derived interface trap density within the bandgap.
An interface state density close the valence band of 1.3
1012 cm−2 eV−1 has been extracted at ET−EV=0.25 eV.
Inversion carrier mobility will depend on the amount of
charge trapped at these interface traps. For a continuous en-
ergy distribution of interface states, the trapped charge in the
interface states may be approximated by22
FIG. 3. Color online Normalized capacitance-voltage at 100 kHz.
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QtrapEF = 	
Ei
EF
DitEdE , 9
where EF is the surface Fermi level and Ei is the intrinsic
level. As it can be seen from Fig. 4, the experimental Dit
values increase significantly toward the valence band edge.
For fitting that Dit distribution versus the trap energy ET, we
have used the following analytical function:
DitET = 
a1 + a2eEV−ET/1, ET − EV  E0b1 + b2eEV−ET/2, ET − EV  E0, 10
where a1, a2, b1, b2, 1, and 2 are parameters fitting the
experimental interfacial trap spectra within the bandgap. EV
is the valence band energy. E0=ET−EV=0.15 eV is an en-
ergy level chosen for describing the rapid increase in inter-
face state density when approaching the valence band at the
GaN /SiO2 interface. The values of the fitting parameters are
listed in Table I.
The fitting function for the Dit together with the experi-
mental data is presented in Fig. 4. Here, Dit values near the
conduction band are assumed to be symmetrical respect to
the midgap. Traps are considered to be acceptors in the upper
midgap region and donors in the lower midgap region.21 This
assumption of Dit band symmetry appears to underestimate
somehow the Dit value near the conduction band.
23 The tem-
perature dependence of the bandgap energy was taken from
the expression17 EGT=EG0−GT2 / T+
G, where EG0 is
the bandgap energy at 0 K and G and 
G are experimental
constants.
C. GaN charge sheet computation, VG, E, and Qinv
A charge sheet model16 of the MOS system was used for
calculating the dependence of the inversion layer charge den-
sity on Fermi energy EF and gate voltage VG, thus serving as
a starting point for the description of current transport in
MOS transistors. The model simplifies the calculation of in-
version charge, assuming that the inversion layer is a charge
sheet of infinitesimal thickness. The charge sheet model
equations are also used to compute the average effective field
in the inversion layer E required to calculate AC and SR.
The solution for Qinv, for an arbitrary value of VG, is rather
unwieldy. To compute the inversion channel mobility versus
gate voltage, it is simpler in practice to calculate values of
Qinv, Qtrap, E, and VG for any arbitrary value of the Fermi
potential uS. The inversion charge can be simplified by the
difference between the total space charge Qsc and the charge
within the depletion layer Qdep. Analogously, the effective
field at the interface could be determined with E
=s
−1Qinv /2+Qdep, where s is the semiconductor dielectric
constant. All the equations and variables used in the calcula-
tion of the inversion charge are detailed elsewhere.24 The
parameters used in the computation were NA=2
1017 cm−3, EA−EV=0.2 eV, EC−ED=0.1 eV, md,e
=0.2m0 m0 is the electron mass, md,h=1.5m0, s=9.5, ox
=3.9, and tox=100 nm.
V. DISCUSSION
The experimental and simulated field-effect mobility of
the fabricated MOSFET is presented in Fig. 5 at 25 and
180 °C. The computed values for B, SR, AC, and C are
depicted in this figure using the parameters detailed in Table
II. In a semiconductor bulk, the two main carrier scattering
mechanisms limiting the mean free path of carriers at low
electric fields are ionized impurity and lattice scattering.18
The effect of both mechanisms increases with temperature,
and hence, B diminishes with temperature. Analogously, the
mobility due to surface acoustical phonon scattering AC
FIG. 4. Interface state density vs Fermi energy. Experimental data from
p-type GaN capacitors with deposited SiO2.
TABLE I. Interface traps simulation parameters values.
Parameter Units 2H-GaN References
Dit profile fitting parameters
a1 cm
−2 eV−1 5.11011 This work
a2 cm
−2 eV−1 41012 This work
b1 cm−2 eV−1 3.451010 This work
b2 cm−2 eV−1 8.551013 This work
1 eV 0.160 This work
2 eV 0.040 This work
E0−Ei eV 0.69 This work
Bandgap vs T
EG0 eV 3.47 17
G eV/K 7.710−4 17

G K 600 17
FIG. 5. Color online Simulated solid lines B, AC, SR, C, and FE
and experimental FE symbols vs gate bias for 25 and 180 °C.
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diminishes with temperature. The three most important
phonon-scattering processes9 are deformation potential
acoustic, piezoelectric acoustic, and polar optical. It is usu-
ally assumed that acoustic phonons can propagate freely in
all three dimensions, though electrons are confined to a thin
inversion layer near the interface. There, the relaxation time
depends on piezoelectric and lattice properties.
Hence, we could assume that neither AC nor B depend
on the insulator/semiconductor interface properties. They de-
pend on semiconductor material properties mat
−1 B
−1
+AC
−1 . Using parameters reported in the literature due to
the lack of data for 2H-GaN, we have considered AC values
from 4H-SiC;17,25,26 both B and AC were computed to be
above 150 cm2 /V s up to 300 °C. This mobility value was
significantly higher than the experimental field-effect mobil-
ity for our MOSFETs and the computed values of SR and
C; thus their effect is considerably feeble following Eq. 4.
At room temperature, it is clear that for our MOSFET, Cou-
lomb scattering at charged interface traps dominates, and the
mobility increases as a function of the gate voltage. This is
due, as previously pointed out, to a density of traps at the
SiO2 /GaN interface relatively high. C increases with tem-
perature. Our modeling suggests that this improvement is
due to two coupled effects, regardless of the linear tempera-
ture dependence for C. When the temperature increases, for
a given gate bias, the trapped charge is reduced due to
screening of interface states by bandgap narrowing. On the
other hand, a significant increase in inversion charge a
higher number of free carriers reduces the Coulomb scatter-
ing effect at interface traps is a decisive factor for collecting
more electrons in the drain of the device Fig. 5b.
However, for temperatures higher than 150 °C and/or
sufficiently high insulator electric field i.e., effective field in
the inversion layer, the field-effect mobility cannot be en-
tirely fitted by the Coulomb scattering term Fig. 6. This is
due to the fact that surface roughness is gradually becoming
more and more relevant. Therefore, the mobility model sim-
plifies to
inv   1
SR
+
1
C
−1 = 2A E3T − To + 1NT4 QtrapQinv
 
−1
.
11
This is a closed form expression for the experimental chan-
nel mobility for a MOSFET suffering interface collisions and
scattering events. It explicitly depends on the interface qual-
ity main parameters: , the surface rms roughness, and Qtrap,
the charge trapped in the interface states. A where A
=AEo
3	−2To
−1, To, and N are fitting parameters. 4 and 

are empirical constants for describing the screening of the
scattering charges by the mobile charges in the inversion
layer and experimentally determined to be 4=
1. Qinv
and E are related to VG by means of a charge sheet model.
The exponential of the perpendicular electric field has been
experimentally determined to be 3=2.3. High temperature
postimplantation annealing leads to significant GaN surface
dissociation together with a severe degradation of the sur-
face. Although a protective SiO2 cap layer has been used, a
significantly pit density has been observed.15 The rms surface
roughness of the GaN surface before the gate oxide deposi-
tion, measured using an atomic force microscope, was 130
Å. A is determined to be 1570 cm4−3 V3−1 /s K from this
value. Therefore, it is clear that for our fabricated MOSFET,
interface trap charge along with surface roughness plays a
major role. In a GaN MOSFET device with a perfect
insulator/semiconductor i.e., i =0 and ii Dit
1010 cm−2 and hence Qtrap /Qinv→0, the field-effect mo-
bility would tend to mat. Improved GaN surface preparation
and postimplantation annealing at high temperature are criti-
cal fabrication steps to achieve a good and smooth MOS
interface.
VI. CONCLUSIONS
A compact channel mobility model has been used to
study the on-state and temperature dependence of a fabri-
cated enhancement-mode lateral GaN MOSFET device suf-
fering interface collisions and scattering events. Interface
TABLE II. Model parameter values for the four terms: B, SR, AC, and
C.
Parameter Units 2H-GaN References
Low field channel mobility
0 cm
2 /V s 100 17, 25, and 26
Cr cm−3 31017 17, 25, and 26
1 0.7 17, 25, and 26
max cm
2 /V s 1600 17, 25, and 26
 3.0 17, 25, and 26
Acoustic phonon scattering
B cm/s 1.0106 21 and 26
C K cm /sV /cm−2/3 3.23106 21 and 26
2 0.0284 21 and 26
Surface roughness scattering
A cm4−3 V3−1 /s K 1570 This work
3 2.3 This work
T0 K 700 This work
Coulomb scattering
4 1 21

 1 21
N cm2 /V s K4 0.2336 This work
FIG. 6. Color online Simulated solid lines and experimental field-effect
mobility symbols as a function of temperature. We have good agreement
between the computational results and experimental mobility measurements.
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trap density and surface roughness have been investigated,
and their dependence on the channel mobility has been re-
ported. In our case, at low temperatures and/or insulator elec-
tric fields the channel mobility was well explained by Cou-
lomb scattering at interface traps, taking into account their
screening effect. When increasing the temperature and/or in-
sulator electric field the surface roughness becomes relevant.
We have good agreement between the computational results
and experimental mobility measurements. A simple closed
form expression for the experimental channel mobility is
proposed, which allows extracting interesting physical pa-
rameters related to surface roughness and MOS interface trap
properties.
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